Skip to Main content Skip to Navigation
Conference papers

An efficient implementation of GLCM algorithm in FPGA

Abstract : This paper presents hardware (HW) architecture for fast parallel computation of Gray Level Co-occurrence Matrix (GLCM) in high throughput image analysis applications. GLCM has proven to be a powerful basis for use in texture classification. Various textural parameters calculated from the GLCM help understand the details about the overall image content. However, the calculation of GLCM is very computationally intensive. In this paper, an FPGA accelerator for fast calculation of GLCM is designed and implemented. We propose an FPGA-based architecture for parallel computation of symmetric co-occurrence matrices. This architecture was implemented on a Xilinx Zedboard and Virtex 5 FPGAs using Vivado HLS. The performance is then compared against other implementations. The validation results show an optimization on the order of 33% in latency number by contribution to the literature implementation.
Document type :
Conference papers
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Rostom Kachouri Connect in order to contact the contributor
Submitted on : Friday, December 14, 2018 - 12:10:32 PM
Last modification on : Saturday, January 15, 2022 - 3:59:22 AM
Long-term archiving on: : Friday, March 15, 2019 - 2:33:24 PM


Files produced by the author(s)



M a Ben Atitallah, Rostom Kachouri, H. Mnif, M Kammoun. An efficient implementation of GLCM algorithm in FPGA. IEEE International Conference on Internet of Things, Embedded Systems and Communications (IINTEC), Dec 2018, Hammamet, Tunisia. ⟨10.1109/IINTEC.2018.8695275⟩. ⟨hal-01955368⟩



Record views


Files downloads