L. Ma, A graph-based spatial mapping algorithm for a coarse grained reconfigurable architecture template, Informatics in Control, Automation and Robotics, pp.669-678, 2012.

S. A. Chin and J. H. Anderson, An architecture-agnostic integer linear programming approach to cgra mapping, DAC '18, vol.128, pp.1-128, 2018.

B. Mei, Dresc: a retargetable compiler for coarse-grained reconfigurable architectures, FPT'02, pp.166-173, 2002.

J. Bartovsk´ybartovsk´y, Morphological co-processing unit for embedded devices, JRTIP, pp.1-12, 2015.