Achieving full parallelism using multidimensional retiming, IEEE Transactions on Parallel and Distributed Systems, vol.7, issue.11, pp.1150-116310, 1996. ,
DOI : 10.1109/71.544356
URL : http://www.coins.nd.edu/~esha/papers/nelson/journal/TPDS96.ps
Fully parallel hardware/software codesign for multidimensional DSP applications, Proc. 4th int. Workshop on Hardware/Software Co-Design (CODES'96), mar, pp.18-2510, 1996. ,
DOI : 10.1109/hcs.1996.492222
URL : http://www.cse.nd.edu/~esha/papers/nelson/iwhsc96.ps
Scheduling of uniform multidimensional systems under resource constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.6, issue.4, pp.719-73010, 1998. ,
DOI : 10.1109/92.736145
URL : http://www.utdallas.edu/~edsha/papers/nelson/journal/TVLSI.ps
Timing optimization via nest-loop pipelining considering code size, Microprocessors and Microsystems, vol.32, issue.7, pp.351-363, 2008. ,
DOI : 10.1016/j.micpro.2008.02.002
Theoretical Constraints on Multi-Dimensional Retiming Design Techniques, Proc. visual information processing (SPIE), pp.238-245, 2001. ,
DOI : 10.1117/12.438262
Iterative modules scheduling: an algorithm for software pipelining loops, Proc. Int. symp. on MICROarchitecture, pp.63-7410, 1994. ,
Extended retiming: Optimal scheduling via a graph-theoretical approach, Proc. the Acoustics, Speech, and Signal Processing (ICASSP '99), pp.10-1109, 1999. ,
Optimal scheduling of data-flow graphs using extended retiming, Proc. Int. Conf. Parallel & Distributed Computing System (ISCA 12th), pp.292-297, 1999. ,
Retiming synchronous circuitry, Algorithmica, vol.9, issue.No. 1, pp.5-3510, 1991. ,
DOI : 10.1145/321992.321993
URL : http://www.cs.columbia.edu/~cs6861/handouts/leiserson-algorithmica-88.pdf
Timing optimization of nested loops considering code size for DSP applications, Proc. of the 2004 Int. Conf. on Parallel Processing, pp.475-48210, 2004. ,