P. Raymond and C. Maiza, Timing analysis enhancement for synchronous program, Real-Time Systems, vol.7, issue.3, pp.192-220, 2015.
DOI : 10.1145/1347375.1347389

J. Henry, M. Asavoae, D. Monniaux, and C. Maîza, How to Compute Worst-Case Execution Time by Optimization Modulo Theory and a Clever Encoding of Program Semantics, the ACM SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems, pp.43-52, 2014.
DOI : 10.1145/2597809.2597817
URL : https://hal.archives-ouvertes.fr/hal-00998138

S. Bygde, A. Ermedahl, and B. Lisper, An efficient algorithm for parametric WCET calculation, Journal of Systems Architecture, vol.57, issue.6, pp.614-624, 2011.
DOI : 10.1016/j.sysarc.2010.06.009

H. Ozaktas, C. Rochange, and P. Sainrat, Minimizing the cost of synchronisations in the WCET of real-time parallel programs, Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems, SCOPES '14, pp.98-107, 2014.
DOI : 10.1145/2609248.2609261

M. Bartlett, I. Bate, and D. Kazakov, Guaranteed Loop Bound Identification from Program Traces for WCET, 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium, pp.13-16, 2009.
DOI : 10.1109/RTAS.2009.29

M. De-michiel, A. Bonenfan, and H. Cassé, Normalisation of Loops with Covariant Variables, Electronic Notes in Theoretical Computer Science, vol.289, pp.41-51, 2012.
DOI : 10.1016/j.entcs.2012.11.005

D. Chu and J. Jaffar, Symbolic simulation on complicated loops for WCET path analysis, Proceedings of the ninth ACM international conference on Embedded software, EMSOFT '11, pp.319-328, 2011.
DOI : 10.1145/2038642.2038692
URL : http://www.comp.nus.edu.sg/%7Ejoxan/papers/symsim.pdf

J. Knoop, L. Kovacs, and J. Zwirchmayr, Symbolic Loop Bound Computation for WCET Analysis, Lecture Notes in Computer Science Perspectives of Systems Informatics, vol.7162, pp.227-242, 2012.
DOI : 10.1007/978-3-642-29709-0_20

M. W. Benabderrahmane, L. N. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Compiler Construction Lecture Notes in Computer Science, vol.6011, pp.283-303, 2010.
DOI : 10.1007/978-3-642-11970-5_16
URL : https://hal.archives-ouvertes.fr/inria-00551087

A. Morvan, S. Derrien, and P. Quinton, Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion Page(s):1 ? 10, International Conference on Field-Programmable Technology (FPT), pp.12-14, 2011.
DOI : 10.1109/fpt.2011.6132715

C. Xue, Z. Shao, E. J. Hsing-mean-sha, and . Sig, Maximize Parallelism Minimize Overhead for Nested Loops via Loop Striping, Proc. Syst. 47, pp.153-167, 2007.
DOI : 10.1007/BF01407876

Q. Zhuge, C. Jason-xue, M. Qiu, J. Hu, E. Hsing-mean et al., Timing optimization via nest-loop pipelining considering code size, Microprocessors and Microsystems, vol.32, issue.7, pp.7-351, 2008.
DOI : 10.1016/j.micpro.2008.02.002

N. Luiz, P. , E. Hsing-mean, and . Sha, Achieving full parallelism using multi-dimensional retiming, J. IEEE Trans. Par. Dist. Syst, vol.7, issue.5, pp.1150-1163, 1996.

Y. Elloumi, M. Akil, and M. H. Bedoui, Execution Time Optimization Using Delayed Multidimensional Retiming, 2012 IEEE/ACM 16th International Symposium on Distributed Simulation and Real Time Applications, pp.177-184, 2012.
DOI : 10.1109/DS-RT.2012.34

P. Lokuciejewski and P. Marwedel, Combining Worst-Case Timing Models, Loop Unrolling, and Static Loop Analysis for WCET Minimization, 2009 21st Euromicro Conference on Real-Time Systems, 2009.
DOI : 10.1109/ECRTS.2009.9
URL : http://ls12-www.cs.tu-dortmund.de/daes/media/documents/publications/downloads/2009-ecrts.pdf

J. Barre, C. Landet, C. Rochange, and P. Sainrat, Modeling Instruction-Level Parallelism for WCET Evaluation, 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06), 2006.
DOI : 10.1109/RTCSA.2006.44

Y. Elloumi, M. Akil, and M. H. Bedoui, Execution Time and Code Size Optimization Using Multidimensional Retiming and Loop Striping, 2013 Euromicro Conference on Digital System Design, pp.462-466, 2013.
DOI : 10.1109/DSD.2013.132

L. Kaouane, M. Akil, and T. Grandpierre, A Methodology to Implement Real-Time Applications onto Reconfigurable Circuits, The Journal of Supercomputing, vol.30, issue.3, pp.283-301, 2004.
DOI : 10.1023/B:SUPE.0000045213.82276.8e

J. Gustafsson, A. Ermedahl, C. Sandb, and B. Lisp-er, Automatic Derivation of Loop Bounds and Infeasible Paths for WCET Analysis Using Abstract Execution, 2006 27th IEEE International Real-Time Systems Symposium (RTSS'06), pp.57-66, 2006.
DOI : 10.1109/RTSS.2006.12
URL : http://www.mrtc.mdh.se/publications/1323.pdf

S. M. Sadjadi, F. Int, . Univ, . Fiu-), . Miami et al., A Modeling Approach for Estimating Execution Time of Long-Running Scientific Applications, Parallel and Distributed Processing, IPDPS IEEE International Symposium on, pp.14-181, 2008.
DOI : 10.1109/ipdps.2008.4536214
URL : http://www.cs.fiu.edu/~raju/WWW/publications/hpgc2008/paper.pdf

J. Mäki-turja and M. Sjödin, Response-Time Analysis for Transactions with Execution-Time Dependencies, 19th International Conference on Real-Time and Network Systems (RTNS'11), pp.139-145, 2011.

P. Raymond and C. Maiza, Catherine Parent-Vigouroux and Fabienne Carrier Timing Analysis Enhancement for Synchronous Program, RTNS '13 Proceedings of the 21st International conference on Real-Time Networks and Systems RTNS'2013, pp.141-150
DOI : 10.1145/2516821.2516841

A. Peter-altenbernd, B. L. Ermedahl, and . Gustafsson, Automatic Generation of Timing Models for Timing Analysis of High- Level Code, 19th International Conference on Real-Time and Network Systems (RTNS'11), pp.55-64, 2011.

C. Ballabriga and H. Cassé, Improving the WCET computation time by IPET using control flow graph partitioning, 8th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, pp.19-27, 2008.

U. Bondhugula, M. Baskaran, S. Krishnamoorthy, J. Ramanujam, A. Rountev et al., Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model, Lecture Notes in Computer Science, vol.4959, pp.132-146, 2008.
DOI : 10.1007/978-3-540-78791-4_9
URL : https://link.springer.com/content/pdf/10.1007%2F978-3-540-78791-4_9.pdf

R. Prodan and T. Fahringer, Overhead Analysis of Scientific Workflows in Grid Environments, IEEE Transactions on Parallel and Distributed Systems, vol.19, issue.3, 2008.
DOI : 10.1109/TPDS.2007.70734