Auto-Adaptive Multi-Sensor Architecture
Ali Isavudeen, Nicolas Ngan, Eva Dokladalova, Mohamed Akil

To cite this version:

HAL Id: hal-01265219
https://hal-upec-upem.archives-ouvertes.fr/hal-01265219
Submitted on 1 Feb 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Auto-Adaptive Multi-Sensor Architecture

Ali Isavudeen\textsuperscript{1,2}, Nicolas Ngan
\textsuperscript{1}Sagem Défense et Sécurité
Groupe Safran, Argenteuil, France
Email: \{ali.isavudeen, nicolas.ngan\}@sagem.com

\textsuperscript{2}Laboratoire Informatique Gaspard Monge, Equipe A3SI
CNRS-UMLV-ESIEE (UMR 8049), Noisy-le-Grand, France
Email: \{eva.dokladalova, mohamed.akil\}@esiee.fr

\textbf{Abstract}—To overcome luminosity problems, modern embedded vision systems often integrate technologically heterogeneous sensors. Also, it has to provide different functionalities such as photo or video mode, image improvement or data fusion, according to the user environment. Therefore, nowadays vision systems should be context-aware and adapt their performance parameters automatically. In this context, we propose a novel auto-adaptive architecture enabling on-the-fly and automatic frame rate and resolution adaptation by a frequency tuning method. This method also intends to reduce power consumption as an alternative to existing power gating method. Performance evaluation in a FPGA implementation demonstrates an inter-frame adaptation capability with a relative low area overhead.

I. INTRODUCTION

From decades, the ability of computer vision systems increases thanks to the multiplication of integrated sensors. Multi-sensor systems enable many high-level vision applications such as stereo vision, data fusion [1] or 3D stereo view [2]. Also smart camera networks take advantage of the multi-sensor concept for large-scale surveillance applications [3]. More and more vision systems involve several heterogeneous sensors such as color, infrared or intensified low-light sensor [4] to overcome the variable luminosity conditions or improve the application robustness.

Frequently, the considered vision system accomplishes various tasks such as video streaming, photo capture or high level processing (i.e. face detection, object tracking, ...). Each one of these tasks imposes different performance computing ability to the hardware resources, according to the applicative context and used sensor. That is why, nowadays vision systems have to be context-aware and to possess the ability to adapt their performance according to the user environment [5]. Fig. 1 illustrates the differences between video and photo user mode parameters: latency, frame rate, resolution, image quality and power consumption. While a video mode needs a high frame rate and low latency, a photo mode rather expects a higher resolution and higher image quality.

In this context, we expect the system architecture adapt itself on-the-fly to the required frame rate or resolution while minimizing the use-case transition time when the user mode changes. In addition, the frame rate and the resolution of the involved sensors are not supposed to be known in advance. Numerous adaptable architectures exist for high-performance image processing [6]–[8] and also even for energy aware heterogeneous vision systems [2], they do not enable such dynamic adaptation of the frame rate or the resolution.

In this paper, we propose a novel pixel frequency tuning approach for heterogeneous multi-sensor vision systems. The presented architecture enables dynamic auto-adaptation of the frame rate and the resolution. The frequency tuning method is also used to reduce power as an alternative to existing clock or power gating method in stream-oriented computing [9].

The paper is organized as follows. Section II provides the overall description of the proposed auto-adaptive architecture. The adaptation process is presented in section III while performance evaluation of the proposed solution is given in section IV. Section V draws the overall conclusion of this paper.

II. AUTO-ADAPTIVE MULTI-STREAM ARCHITECTURE

We consider a multi-sensor vision system which is supposed to have heterogeneous input streams (Fig. 2). Each input stream differs in either resolution, frame rate or both parameters. It is processed in data-flow oriented Processing Elements (PE), organized in a pipelined structure. The input frames are buffered in frame memory before entering the pipeline. Internal frame synchronisation signal triggers the read operation of the input frames from the frame buffer.

![Fig. 1: Photo and video use-case requirements](image1)

![Fig. 2: Heterogeneous streams vision system](image2)
frame rate. Within a frame period time, the pipeline switches between processing state and idle state. Figure 3 illustrates the processing timing analysis. The global idle state is divided into pre-processing and post-processing idle states. The pre-processing idle state is used for flushing local registers of the PEs between two consecutive frames. In data-flow processing, the post-processing idle state is intended to prepare the waveform required for the vertical blanking of some specific display protocol (i.e., Video Graphics Array (VGA)). Often, the length of the pre- and post-processing idle states is oversized.

Let call slack-time the span of the post-processing idle state. An unoptimized slack-time can significantly decrease the performance of the pipeline. We propose to closely tune the pixel clock frequency ($F_{pix}$) to minimize the slack-time, by reconfiguring the parameters of a reconfigurable Phase-Locked Loop (PLL), according to the user context.

Fig. 3: Processing and idle state timeline

This frequency tuning is handled automatically by the architecture. The principle is based on an on-chip monitoring system and an adaptation layer. Figure 4 depicts an example of a three PEs-based pipeline endowed with the adaptation layer. The on-chip monitoring system is based on a Stream Header concept already proposed in [10]. However, its utilization is quite different in this framework.

Each image frame of an input stream is headed by the Stream Header before entering our architecture. Initially, it contains information about the frame rate, the frame width and the frame height of the input stream (Fig. 2). The architecture is aware of the input stream’s characteristics once the Stream Header read.

The reader should notice that the pixel datapath between PEs is supposed to handle both grey level and color pixels. Thus, the data size is designed to support the worst-case pixel granularity. A specific datapath for the Stream Header is used to reach other components involved in the adaptation process outside of the pipeline. At the end point of the pipeline, a demultiplexer lets only the Stream Header go through the adaptation layer while both the Stream Header and the pixel stream are presented in the pixel datapath. Stream Headers of all pipelines of the architecture are saved. The PU compares the parameters of the pre- and post-processing idle states. An unoptimized slack-time of the pre- and post-processing idle states is oversized.

Let call slack-time the span of the post-processing idle state. An unoptimized slack-time can significantly decrease the performance of the pipeline. We propose to closely tune the pixel clock frequency ($F_{pix}$) to minimize the slack-time, by reconfiguring the parameters of a reconfigurable Phase-Locked Loop (PLL), according to the user context.

Fig. 4: Adaptive pipeline architecture

III. AUTO-ADAPTATION PROCESS

Frame rate and resolution modification will lead to the adaptation of several processing parameters. The key element enabling this adaptation is the Stream Header.

A. Stream Header: on-chip monitoring

The Stream Header is composed of Monitoring-Data. It collects MDs from some components to supply them to other ones. The number of MDs in the Stream Header depends on the complexity of the architecture.

As the Stream Header uses the pixel stream datapath, each MD is embedded into one pixel width. The Stream Header begins with two start pixels (SP0 and SP1) and it ends with one stop pixel (STP). Figure 5 gives details on the Stream Header. A Monitoring-Data pixel is divided into two parts: MD-Code and MD-Value. MD-Code is $S_C$-bit wide whereas MD-Value is $S_V$-bit wide. Let $S_P$ the size of a pixel in bits. We have $S_P = S_C + S_V$.

Fig. 5: Stream Header description and timing analysis

The Stream Header crosses each adaptation component with one cycle latency (Fig. 5). The last MD of the input Stream Header is followed by MDs that the component wants to add to the Stream Header.

Some computational delays may be added to the transmission of the Stream Header. This delay is used to cover the time that the component needs for any configuration or to compute the Monitoring-Data to be added. A delay is filled with an empty MD pixel (DLY). In the given example, MD4 and MD5 are added after one cycle delay.

B. Adaptation engine

Parameter Updater

The Parameter Updater (PU) is the entry point of the input frames (Fig. 4). This component has local registers where the current frame rate, frame width and frame height of the architecture are saved. The PU compares the parameters of the
input stream with the saved ones in local registers. In case of differences between them, the local registers are updated by the new values.

Moreover, the Parameter Updater sets an update flag in the MD of the corresponding parameter. This update flag is a single bit information included in the MD-Value of the considered parameter. It will be used later to quickly identify a changed parameter without computing any further comparisons.

Also, the PU adds an identification number of the pipeline (pipeline ID) in the Stream Header. This pipeline ID is used by the adaptation layer to recognize the source of the Stream Header.

Once leaving the Parameter Updater, the Stream Header goes through the pipeline and the adaptation layer. Then it comes back to the Parameter Updater thanks to the specific Stream Header datapath. As long as the stop pixel of the Stream Header has not reached the Parameter Updater, the input pixels are not introduced in the pipeline. The stop pixel of the Stream Header enables the assertion of a ready signal to let the input pixels move into the pipeline. This ready signal asserts the end of the adaptation process.

**Processing Element**

Each Processing Element uses the frame width and the frame height of the input stream to set their local processing parameters. These parameters mostly concern the size of pixel or line buffers.

Pixel and line counters are used to determine the end of a frame line and the end of a whole frame during the processing. A third clock-cycle counter is used to measure the slack-time. The end of frame triggers the beginning of the slack-time counter. This counter is stopped by the next frame synchronization signal. The slack-time of a given frame period is added in the Stream Header of the next frame. Among slack-times of all PEs, only the least value matters for the concern of the adaptation process. Hence, throughout the pipeline, each PE adds its slack-time in the Stream Header only if it is lower than the previous PE’s one.

**DMA Controller**

Memory slots of the frame memory are designed to support the worst-case frame resolution used in this architecture. As like as the PEs, the DMA Controller picks the frame width and the frame height from the Stream Header to configure the DMA operations. The starting addresses of DMA operations remain unchanged while the lengths are updated.

**Synchronization generator**

The synchronization signal triggers the beginning of a frame period. This period is determined thanks to a counter whose recycling period can be dynamically modified. The Synchronization Generator uses the frame rate information from the Stream Header to adapt the period of the counter, that is to say the frame period. It converts the frame rate into number of cycles of the counter according to $N_{counter} = \frac{F_{clk,counter}}{Framerate}$.

**C. Pixel clock frequency tuning**

The pixel clock frequency ($F_{pix}$) is tuned accurately so that it is neither lower nor higher than the required frequency. Obviously, if $F_{pix}$ is lower than the required value, then the pipeline will not be able to achieve the processing of the whole frame within the frame period. Meanwhile, a high $F_{pix}$ will lead to an extra dynamic power consumption.

![Pixel frequency tuning rule](image)

The pixel clock frequency tuning rule is presented in figure 6. The frequency is tuned thanks to a feedback loop on the measured slack-time. Receiving the Stream Header, the Adaptation Controller first checks if any parameter has been updated by the Parameter Updater. In case of new parameters, the AC computes the required minimum pixel clock frequency ($F_{pix,req}$) from the values of the frame rate and the resolution according to $F_{pix,req} = Width \times Height \times Framerate + blanking$. Some additional cycles are added (blanking) to handle the monitoring latency and line or frame blanking. The number of blanking cycles can be approximated to a given percentage of the frame period.

If the parameters have not been updated, the AC compares the slack-time ($ST$) to given low and high slack-time thresholds (resp. $ST_{th-}$ and $ST_{th+}$). If the slack-time is lower than $ST_{th-}$ or higher than $ST_{th+}$, the AC fires respectively a frequency increase or decrease request. A PLL reconfiguration will be performed only in case of new $F_{pix,req}$ or frequency increase and decrease requests. The PLL Controller computes the required frequency multipliers and dividers according to the input clock frequency of the PLL and the required value of $F_{pix,req}$. The output clock to be reconfigured (fig. 2) is identified thanks to the pipeline ID.

**IV. HARDWARE PROTOTYPING AND EVALUATION**

**A. Experimental prototype**

The proposed architecture has been implemented on an Altera Cyclone V FPGA (5CGX). We used an experimental prototype with two heterogeneous input streams (color and infrared) and 2 pipelines for each stream. The first pipeline (3 PEs) realizes image restoration while the second one (4 PEs) performs image enhancement. The pipelines have been stressed with several values of frame rate and resolution. The pixel size of the prototype is $S_P = 36 bits$ with $S_C = 4 bits$ and $S_V = 32 bits$. The Stream Header implementation is given in table I. The most significant bits of the frame rate’s, the frame width’s and the frame height’s MD-Value are used as the update flag of the respective parameter.

<table>
<thead>
<tr>
<th>MD</th>
<th>MD-Code</th>
<th>Size</th>
<th>MD</th>
<th>MD-Code</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP0</td>
<td>1111</td>
<td>X</td>
<td>0010</td>
<td>14 bits</td>
<td></td>
</tr>
<tr>
<td>SP1</td>
<td>1010</td>
<td>X</td>
<td>0011</td>
<td>14 bits</td>
<td></td>
</tr>
<tr>
<td>SLP</td>
<td>1110</td>
<td>X</td>
<td>0100</td>
<td>32 bits</td>
<td></td>
</tr>
<tr>
<td>Delay pixel</td>
<td>0000</td>
<td>X</td>
<td>0101</td>
<td>9 bits</td>
<td></td>
</tr>
<tr>
<td>Frame rate</td>
<td>0001</td>
<td>10 bits</td>
<td>0110</td>
<td>4 bits</td>
<td></td>
</tr>
</tbody>
</table>

**TABLE I: Stream Header implementation**
Start pixels, stop pixel and delay pixel do not use the MD-Value. Only their MD-Code is decoded to recognize them. Hence, the size of their data is not specified in Table I. $F_{pix}$ increase or decrease commands has the same MD-Code as $F_{pix,req}$ but their MD-value is 32 bits wide.

**B. Resources utilization**

Area overhead of the adaptation engine depends on the pipeline configuration of the case study. Table II gives area overhead of our prototype (4 pipelines, 14 PEs).

### TABLE II: Adaptation engine’s area overhead

<table>
<thead>
<tr>
<th>Component</th>
<th>ALUT</th>
<th>Register</th>
<th>Memory (bit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adaptation Controller</td>
<td>224</td>
<td>115</td>
<td>0</td>
</tr>
<tr>
<td>PLL Controller</td>
<td>58</td>
<td>21</td>
<td>0</td>
</tr>
<tr>
<td>PE adaptation logics (14)</td>
<td>1246</td>
<td>1918</td>
<td>0</td>
</tr>
<tr>
<td>Parameter Updaters (4)</td>
<td>28</td>
<td>76</td>
<td>0</td>
</tr>
<tr>
<td>Extra adaptation logics</td>
<td>24</td>
<td>16</td>
<td>2304</td>
</tr>
<tr>
<td><strong>Total (% FPGA)</strong></td>
<td>1580 (2.8%)</td>
<td>2146 (0.9%)</td>
<td>2304 (0.03%)</td>
</tr>
</tbody>
</table>

The extra logics added to the DMA Controller and the Synchronization Generator are given as *Extra adaptation logics*. This term also includes pipeline switching logics (multiplexers & demultiplexers). This area result shows an overall overhead less than 4% of the FPGA for a realistic color-infrared dual-stream vision system. An affordable low area overhead per PE (ALUT:89, Regs:137, Mem:0) enables a high scalability for multi-stream systems.

**C. Adaptation latency evaluation**

Latency penalties due to the adaptation process are reported in Table III. Both lines of the table shows the latency cost in terms of clock cycles for each step of the auto-adaptation (resp. Parameter Updater, Processing Element, Adaptation Controller, DMA and Synchronization Generator and PLL Controller). $T_{PE}$ represents the latency of one PE. In case of new parameters, the most costly adaptation step is the PLL reconfiguration ($T_{PLL}$). An average PLL reconfiguration time of 257 clock cycles have been measured. Two more cycles are used to compute PLL frequency dividers and multipliers.

### TABLE III: Adaptation process latency cost

<table>
<thead>
<tr>
<th>Event</th>
<th>$T_{PU}$</th>
<th>$T_{PE}$</th>
<th>$T_{AC}$</th>
<th>$T_{dma,req}$</th>
<th>$T_{PLL}$</th>
<th>$T_{tot}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>No changes</td>
<td>15+6=21</td>
<td>3</td>
<td>6</td>
<td>5</td>
<td>2</td>
<td>31</td>
</tr>
<tr>
<td>New $F_{pix,req}$</td>
<td>15+6=21</td>
<td>3</td>
<td>6</td>
<td>5</td>
<td>2</td>
<td>31</td>
</tr>
</tbody>
</table>

In $T_{PU}$, an additional $t_{max}$ multiplexing time has to be considered in case of Stream Headers queuing at pipeline switching multiplexers stage. This additional time restraints somewhat the scalability of this solution from a latency point-of-view. For usual resolutions and frame rates (QVGA to 1080p and 15 to 100 fps), the adaptation latency remains under 0.4% of the frame period time. Thereby, the presented adaptation process can be performed within an inter-frame time for most of usual configurations.

**D. Power analysis**

Power savings expected by frequency tuning method have been measured thanks to the Power Monitor tool provided by Altera. Figure 7 exposes the power analysis results. For a given frame rate and resolution, several pixel clock frequencies have been tested. Power consumption with the required minimum frequency has been compared to the one with higher frequencies.

**V. Conclusion**

In this paper an auto-adaptive architecture based on a on-chip monitoring for heterogeneous image streams has been proposed. This architecture enables runtime auto-adaptation of the frame rate and the resolution in a data-flow processing thanks to a frequency tuning method. This method also attempts to reduce the overall power consumption. Latency penalties and area overhead of the adaptation engine have been evaluated in a FPGA implementation. Performance evaluation demonstrates an inter-frame adaptation capability with a relatively low-cost adaptation engine. Promising results for power consumption cutting have been observed. Future works will focus on an efficient adaptive solution for frame buffering in a heterogeneous pixel streams context.

**REFERENCES**