L. Chen and Y. Jia, A Parallel Reconfigurable Architecture for Real-Time Stereo Vision, 2009 International Conference on Embedded Software and Systems, pp.32-39, 2009.
DOI : 10.1109/ICESS.2009.18

R. S. Blum and Z. Liu, Multi-Sensor Image Fusion and Its Applications, CRC, 2005.

A. C. Bovik, Handbook of image and video processing, 2005.

S. Hauck and A. Dehon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, 2007.

S. Chikamatsu, T. Nakaya, M. Kouda, N. Kuroki, T. Hirose et al., Super-resolution technique for thermography with dualcamera system, Circuits and Systems (ISCAS Proceedings of 2010 IEEE International Symposium on, pp.1895-1898, 2010.

T. Cheng, T. Chen, J. Chen, and S. Chien, Coarse-grained reconfigurable image stream processor architecture for high-definition cameras and camcorders, 2010 International SoC Design Conference, pp.95-98, 2010.
DOI : 10.1109/SOCDC.2010.5682963

W. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp.684-689, 2001.
DOI : 10.1109/DAC.2001.935594

V. Fresse, J. Tan, and F. Rousseau, Exploration of an adaptive NoC architecture on FPGA dedicated to multi and hysperspectral algorithm for art authentication, 2010 2nd International Conference on Image Processing Theory, Tools and Applications, pp.529-534, 2010.
DOI : 10.1109/IPTA.2010.5586801

URL : https://hal.archives-ouvertes.fr/hal-01408843

F. Clermidy, R. Lemaire, Y. Thonnart, and P. Vivet, A Communication and configuration controller for NoC based reconfigurable data flow architecture, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, pp.153-162, 2009.
DOI : 10.1109/NOCS.2009.5071463

N. Ngan, E. Dokladalova, M. Akil, and F. Contou-carrere, Dynamically adaptable architecture for real-time video processing, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010.
DOI : 10.1109/ISCAS.2010.5537617

URL : https://hal.archives-ouvertes.fr/hal-00622434

N. Ngan, G. Marpeaux, E. Dokladalova, M. Akil, and F. Contou-carrere, Memory System for a Dynamically Adaptable Pixel Stream Architecture, 2010 International Conference on Field Programmable Logic and Applications, 2010.
DOI : 10.1109/FPL.2010.48

URL : https://hal.archives-ouvertes.fr/hal-00622488

F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004.
DOI : 10.1016/j.vlsi.2004.03.003