Parallel Implementation of Sequential Morphological Filters
Jan Bartovsky, Petr Dokládal, Eva Dokladalova, Vjaceslav Georgiev

To cite this version:
Jan Bátrovský · Petr Dokládal · Eva Dokládalová · Vjaceslav Georgiev

Parallel Implementation of Sequential Morphological Filters

Received: date / Revised: date

Abstract Many useful morphological filters are built as more or less long concatenations of erosions and dilations: openings, closings, size distributions, sequential filters, etc.

An efficient implementation of such concatenation would allow all the sequentially concatenated operators run simultaneously, on the time-delayed data. A recent algorithm (see below) for the morphological dilation/erosion allows such inter-operator parallelism.

This paper introduces an additional, intra-operator level of parallelism in this dilation/erosion algorithm. Realized in a dedicated hardware, for rectangular structuring elements with programmable size, such an implementation allows to obtain previously unachievable, real-time performances for these traditionally costly operators. Low latency and memory requirements are the main benefits when the performance is not deteriorated even for long concatenations or high-resolution images.

Keywords Mathematical Morphology, Serial Filters, Real-Time Implementation, Dedicated Hardware

1 Introduction

Mathematical Morphology is very popular, self-contained, image processing framework providing a complete set of tools from filtering, multi-scale image analysis to pattern recognition. It has been used in a number of applications, including the biomedical and medical imaging, video surveillance, industrial control, video compression, stereology, or remote sensing ([8, 16, 18, 19]).

In image-interpretation applications requiring a high correct-decision liability, one often use robust multi-criteria and/or multi-scale analysis. It generally consists of a serial concatenation of alternating atomic operators dilation and erosion with a progressively increasing computing window, the so-called structuring element (SE). Its examples include:

- Alternate Sequential Filters (ASF) - that are concatenations of openings and closings with a progressively increasing structuring element, useful for multi-scale analysis [19, 20].
- Size distributions - (aka granulometries) are concatenations of openings allowing measuring the size distribution in a population of objects [14, 17, 28].
- Statistical learning - a selected set of morphological operators ζ can be separately applied to an image f. Then for every pixel f(x,y), the vector of values ζ(f)(x,y) can serve as a vector of descriptors for the pixel-wise learning and classification [4].

Although built from basic blocks (the dilation and erosion), these operators are costly due to the number of iterations. The real-time capabilities (i.e., low latency) are even more difficult to achieve due to the sequential data dependence and high memory requirements.

The recently introduced algorithm for the dilation and erosion [7] shows how to handle efficiently the implementation of such concatenations. It enables an inter-operator level of parallelism where all the sequentially concatenated operators can run simultaneously, on time-delayed data. Obviously, it is fully exploited only if the algorithm is implemented in an adequate hardware (HW).

In this paper, we propose a HW implementation of the original algorithm and we introduce an additional, intra-operator level of parallelism. Such an implementation allows obtaining previously unachievable, real-time performances for these traditionally costly operators. Section 2
discusses the state of the art of existing dilation/erosion algorithms and concludes by the novelties presented in this paper. Section 3 and 4 recall the definitions and algorithmic principles and Section 5 illustrates the functional scheme of a sequential HW implementation. Then, Section 6 introduces the parallel implementation allowing obtaining an additional performance increase. Finally, Section 7 presents results obtained on FPGA.

2 Fast Implementations of Morphological Filters

During the last decades, propositions of optimized implementations concentrated on the efficiency of computing the dilation and erosion. The majority of authors measures this efficiency as a number of comparisons per pixel. Nevertheless, the minimization of comparisons can result in high memory requirements. It can even penalize the execution time since the overall latency issues are neglected.

For the following, we define as operator latency the latency introduced by the dependence of the result on future data samples. For example the max filter \( y_i = \max(x_{i-2}, x_{i-1}, \ldots, x_{i+2}) \) has operator latency 2. We define as algorithm latency any additional latency introduced by the algorithm, e.g., the necessity to perform a reverse scan on data. The latency is a time-less measure expressed in a number of data samples.

Note that there is also an additional delay, called computing latency, induced by the time needed to compute the result after all data are available. It is a platform dependent measure, independent of two previous latency definitions. In the example above, the polyadic max can either be executed sequentially on sequential machines, or in parallel on the dedicated hardware.

Then the overall latency of the system is the sum of these three terms.

2.1 Algorithmic Advances

The most efficient dilation/erosion algorithms are based on the SE decomposition to a set of basic, more easily optimized shapes, see [22, 30, 31]. A special attention is paid to 1-D algorithms obtaining a significant gain in the overall performance.

The most popular 1-D algorithm is called HGW (published by van Herk [26], and Gill and Werman [9]). The computation complexity per pixel is \( O(1) \), i.e., is independent of the SE size. Nonetheless, the algorithm requires two scans: forward and reverse. Lemonnier [12] proposes to identify local extrema and propagate their values as long as it is covered by the SE. Again, forward and reverse scans are needed. Notice that in 2-D the reverse scan of the vertical component multiplies the algorithm latency by a factor of the image width.

Lemire [11] proposes a fast, stream-processing algorithm for causal linear SE. It runs also on floating-point data, has low memory requirements and zero algorithm latency. However, an intermediate storage of local maxima results in a random access to the input data. This problem is solved in Dokladal and Dokladalova [7] using the strictly sequential access to the data. It allows the real on-the-fly computing and has zero algorithm latency.

A different approach represents the algorithm proposed by Buckley and Van Droogenbroeck [25]. It detects the anchors – the portions of the signal unaffected by the operator – and updates only the parts to be modified by the operation. It has zero algorithm latency. However, the algorithm uses a histogram which makes memory requirements dependent on the number of gray levels.

Recently, Urbach and Wilkinson [24] propose an algorithm for arbitrary shaped 2-D flat SEs based on the computation of multiple horizontal linear SEs for every pixel and storing them in a look-up table. The result is then computed by taking the maximum from the intermediate values (stored in the look-up table) corresponding to the shape of the SE. The horizontal linear SE can be computed with one of the above mentioned 1-D algorithms.

2.2 Implementations

In the beginning of the 70’s, Klein and Serra [10] propose a texture analyzer for linear and rectangular SE by decomposition based on the delay-line concept. More recently, Velten and Kummert [27] propose also a delay-line based architecture supporting arbitrary-shaped SEs. However, the complexity being quadratic \( O(W^2) \) (\( W \) denotes the length of the SE), it becomes penalizing for large SEs. In Chien et al. [2], the authors show how to reduce the number of redundant comparisons within large SEs by merging adjacent smaller SEs. The complexity becomes \( O(\lfloor \log_2(W) \rfloor) \) with identical memory requirements.

Clienti et al. [3] proposes a highly parallel morphological System-on-Chip. It is based on a set of neighbourhood processors optimized for \( 3 \times 3 \) SE, interconnected in a partially configurable pipeline. Larger SE is obtained by homothecy (see Basic Notions below) requiring to instantiate a deep pipe of these processors or multiple image scans.

A similar approach has been published by Deforges et al. [5]. Based on Xu’s [30] decomposition combined with a stream implementation, the authors propose a pipeline architecture composed of the elementary parametrizable blocks. It handles an arbitrary convex shape of structuring element in only one scan of the input image. However, using large SE will require the proportional increase of the atomic HW resources, concatenated in a deep pipe. The principal limitation comes from a limited programmability of such a pipe.

To complete this brief survey, we can also cite the systolic architectures proposed by Diamantaras and Kung [6], Malamas et al. [13] or Shih et al. [21] for gray-scale or binary morphology. Their common inconvenience is the need of an intermediate storage for 2-D structuring element and a long response time of the system.
2.3 Novelty of this Paper

All previous algorithms optimize the dilation/erosion algorithm, rather than the entire operator chain. The performance will inevitably decrease for more complex applications with long loops (iterations, idempotence) or concatenations.

Consider some serial morphological filter \( \zeta = \delta \epsilon \ldots \delta \epsilon \) (with \( \delta \) and \( \epsilon \) standing for dilation and erosion, see Section 3 below for details). If the atomic operators \( \delta \) and \( \epsilon \) use sequential access to data then the entire chain \( \zeta \) can run on pipelined, time-delayed data. If the atomic algorithms \( \delta \) and \( \epsilon \) - in addition - have zero algorithm latency, then the entire chain \( \zeta \) inherits the same properties: sequential data access and zero algorithm latency. This is an interesting property, since computing \( \zeta \) suddenly becomes very efficient: in stream, with only the (further irreducible) operator latency of \( \zeta \).

In comparison with the preceding state of the art, the Dokladal algorithm extends the possibility to implement erosion/dilation filters with the arbitrarily large, 2-D SE in only one scan over the image, with the minimal algorithm latency and memory requirements. If implemented in a dedicated hardware, we can obtain the same features even for the implementation of long concatenations \( \zeta \).

This paper starts from the sequential HW implementation of the Dokladal algorithm (published in Bartovsky et al. [1]). It describes more deeply the implementation features and optimization techniques. It shows how to exploit the inter-operator parallelism in \( \zeta \). Additionally, it introduces another intra-operator parallelism in the computation of the 2-D erosion/dilation. The 2-D erosion/dilation is implemented as a run-time programmable block. The operation (erosion or dilation), the size and the origin of the SE can be modified on-the-fly between two frames.

Several such blocks concatenated in a pipeline allow obtaining previously unachievable, real-time performances for operators in the form of \( \zeta \). We can reach almost 100Hz HDTV 1080p performance, independent of the length of \( \zeta \).

\[
[e_p(f)](x) = \min_{b \in B} |f(x + b)|
\]

The dilation and erosion by convex structuring elements verify the homothecy. Let \( B \) be some convex structuring element, and \( rB \) the change of scale of \( B \), with \( r > 1, r \in \mathbb{Z} \). Then for the dilation we have

\[
\delta_{rB} f = \delta_{B} \ldots \delta_{B} f.
\]

The homothecy allows obtaining large-size dilations by repeating several times the dilation by a small SE.

\[\text{Algorithm Description}\]

4.1 1-D Dilation Algorithm

The algorithm principles and properties have been originally published in [7]. We briefly recall the main important principles for HW implementation.

For some 1-D input signal \( f : 1 \ldots N \to \mathbb{R} \), the algorithm computes the value \( \delta_B f(wp) = f(rp) \). The SE \( B \), \( B \subset \mathbb{Z} \),

\[\text{sd}(\lambda) = \|\gamma^\lambda - \gamma^{\lambda-1}\|\]

The following section briefly recalls the principles of the used algorithm, [7]. It starts by the 1-D dilation algorithm, followed by the principle of separation of the n-D dilation into perpendicular 1-D computations, preserving the stream aspects at all levels.

\[\text{sd}(\lambda) = \|\gamma^\lambda - \gamma^{\lambda-1}\|\]

1 See Appendix for the 1-D dilation pseudocode
is a line segment, containing its origin, and not necessarily symmetric. Consequently, the size of \( B \) is given by the span from the centre to the left and to the right, \( SE1 \) and \( SE2 \). The length of \( B \) is \( SE1 + SE2 + 1 \). The coordinates \( wp \) and \( rp \) stand for the current writing and reading positions.

The algorithm uses a FIFO queue \( Q \). The queue supports operations push, pop and dequeue (modifying the FIFO’s content) and queries front and back. The input signal \( f \) is read sequentially. A newly read value \( f := f(rp) \) is inserted in the FIFO queue as a pair \( \{ f, rp \} \), the sample \( f \) and reading position \( rp \) (code line 3). In this pair, one can independently access either the value or the position by indexing. For example the last stored element’s value can be accessed (without dequeuing it) by a query \( Q.\text{back}()[1] \).

The algorithm does not store non decreasing intervals (see [7] for details and proof). The values that appear to belong to increasing or constant intervals are dequeued (code lines 1-2). Consequently, the values stored in the queue are always ordered in a decreasing order.

The old values, uncovered by the SE, are retrieved from the queue (code lines 4-5). The result of the dilation \( \delta f(x) \) is read at the front of the queue (code line 7). The result becomes available as soon as enough input data have been read, otherwise the output is empty (code line 9).

4.2 2-D Dilation Algorithm

The separability of n-D morphological dilation into lower dimensions is a well known property. For example, a rectangular SE \( R \) decomposes as \( R = H \oplus V \) where \( H \) and \( V \) are horizontal and vertical segments and \( \oplus \) is the Minkowski addition. Then the dilation by a rectangle \( R \) can be computed by concatenation of two perpendicular 1-D dilations

\[ \delta_R = \delta_v \delta_H. \]

The sequential access to the data in 1-D makes that two perpendicular 1-D computations can be assembled into 2-D with sequential access at both levels, 2-D and 1-D, for both input and output data. There is no additional latency and no intermediate storage (the data are pipelined).

See the example of dilation by a rectangle \( R=H \oplus V \) of an \( N \times M \) image \( f \), Fig. 1. The image is sequentially read in the raster-scan mode, line by line from left to right. The various indices \( rp \) and \( wp \) denote reading and writing positions, respectively, for the segments \( H \) and \( V \), and the rectangle \( R \). The computation is illustrated for column \( i \) and line \( j \), i.e., the result \( \delta_R f(i, j) \) is to be written at \( wp_R \).

The computation of \( \delta_R = \delta_v \delta_H \) decomposes as follows:

The current reading position of \( \delta_R \) coincides with \( rp_H \), that is \( r_p_R = rp_H \). The result of the horizontal dilation, at \( wp_H \), is immediately read by the vertical dilation in the respective column, that is \( wp_V = rp_V \). The result of the vertical dilation \( \delta_V \) is written at the writing position \( wp_R \), i.e., \( \delta_V = wp_R \).

Notes:
- The \( rp \) and \( wp \) run over the image in the raster scan mode. The distance between \( wp_R \) and \( wp_V \) is the (further irreducible) operator latency.
- There is one instance of the horizontal dilation running at the current line \( j \), and \( N \) instances of vertical dilation, i.e., one per each column.

5 Sequential Hardware Implementation

In this section, we firstly describe in details the implementation of the 1-D dilation in a basic block that (thanks to the separability) can be used as a building brick in any dimensional system. We illustrate this below on a 2-D dilation or erosion. Secondly, we show how the intra-operator parallelism can be introduced to increase the performance.

5.1 1-D Algorithm Implementation

The 1-D algorithm presented in Section 4 is a system with sequential behavior. It contains a while loop that can not be unrolled (uncertain number of iterations). The common way to implement such a system is the Mealy Finite-State Machine (FSM, see [15]). The FSM issues all the necessary operations over the memory as well as it controls the input and output data-flow. It consists of 2 states \( \{ S1, S2 \} \).

Fig. 2 State diagram of the 1-D Algorithm FSM. State transition conditions are typeset in bold; the output signals are given in a shadow bounding box.

The \( S1 \) state Dequeues all useless values. It is a data dependent stage of the algorithm as it dequeues an a priori unknown amount of pixels. This is represented in the code by
the while statement (code line 1). Consequently, its computation time varies from 1 to the SE size clock cycles in the worst case when all the previously stored pixels are unnecessary.

The Enqueue current sample signal (code line 3) is issued upon the transition from S1 to S2.

The S2 state handles the code lines 4 and 5, Delete too old values, and the lines 6 to 9 Return valid value or Return empty. These instructions are independent and executed in parallel. Consequently, the execution of S2 takes only one clock cycle.

5.1 1-D Block Architecture

The HW implementation can be separated into 2 areas (Fig. 3), the FSM part and the memory part. The FSM manages entire computing procedure and temporarily stores values in the memory part. The memory instantiates one FIFO queue in the case of horizontal direction (horizontal scan) and N FIFO queues in the vertical case (N is the image width). The queues are addressed by a modulo N Page counter (active in the case of vertical direction).

The Control unit is a sequential circuit that manages the state transitions. It increments the rp, wp and manages the Page and position Stamp counter appropriately. The Control unit also performs the queue memory operations and handles the backward full flags used for data-flow control.

Principle

In the beginning of S1, the last queued pixel is invoked by Back() operation from the queue and fetched to the Comparator 1. The pixel value is compared with the value of the current sample. Notice that the comparator evaluates all three possible relations (>, <, =) at the time, for both dilation and erosion. The Control unit decides on the basis of comparison results and selected morphological function (dilation or erosion) whether the enqueued pixel is to be dequeued (lines 1-2). Otherwise, the current pixel is extended with the reading position stamp and enqueued (line 3).

The S2 invokes the oldest queued pair [pixel, stamp] by Front() operation. The read pixel is a correct result if rp has already reached or exceeded the SE2 parameter. This output allowing condition (line 6) is checked by Comparator 3. The deletion of outdated values is performed by comparing the current value of the reading-position stamp with the rp value of the oldest pair. Notice that the deletion has no impact on the output dilation value because Pop() operation (lines 4 and 5) issued by the Control unit has an effect only with the next clock edge.

The switch request logic is used only in the parallelized version of the architecture, see Section 6. It is a simple block containing several comparators which generate a signal with the last output value of each parallel segment. Its purpose is to inform the switch connected to the output that the end of the segment has been reached and the following segment is to be processed.

The entire set of parameters, i.e., SE dimensions and selection of the morphological function, is run-time programmable at the beginning of the line for 1-D, and of the frame for the 2-D implementation, respectively. In addition, no further controller is needed; the internal behavior is driven only by the regular scan order data-flow.

5.2.1 Reducing the impact of data-dependency

Hereafter, we briefly describe two techniques brought to the system for higher throughput and lesser area occupation.

Number of dequeue steps

The data-dependent number of dequeue steps (below denoted by Steps) has an unpleasant consequence on the HW design: longer balancing FIFOs (see Fig. 4), lower data throughput. For HW design it is important to minimize the worst case upper bound \( \text{Steps}_{\text{opt}} = \text{SE} - 1 \).

The number of stored pixels is within \([1, SE]\). Suppose that we are to dequeue \( D \) pixels. We know that the pixels are queued in a strictly decreasing order. Thus, if the DL-th pixel \((DL < D)\) can be dequeued then also all previous pixels can be dequeued. This can be done at the same time. Hence, the worst-case number of dequeue steps is

\[
\text{Steps} = \max \left( D \div DL + D \mod DL \right)_{DL < SE} \tag{10}
\]

where \( D \) denotes the number of pixels to be dequeued and \( \div \) and \( \mod \) the integer division and the remainder operations. \( D \) can be regarded as a uniformly distributed, random variable \( D \in [1, SE] \). Then we need to find the optimal \( DL \) that minimizes Steps (Eq. 10) for all \( D \) such as

\[
DL_{\text{opt}} = \arg \min \max \left( D \div DL + D \mod DL \right)_{DL < SE} \tag{11}
\]

The optimal \( DL_{\text{opt}} \) brings us the minimal number of dequeue steps \( \text{Steps}_{\text{opt}} \)

\[
\text{Steps}_{\text{opt}} = \min \max \left( D \div DL + D \mod DL \right)_{DL < SE} \tag{12}
\]
Table 1 exemplifies, for some SE widths, the original and reduced number of dequeue Steps, obtained with optimal DL. Notice that more than one optimal DL can exist.

The SE is user programmable. DL\textsubscript{optim} also is programmable, though it is useless to make it accessible to the user; it can instead be read from a LUT for every given user-specified SE.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline
SE width & 3 & 11 & 21 & 31 & 41 & \\
\hline
Steps\textsubscript{orig} & 2 & 10 & 20 & 30 & 40 & \\
\hline
DL\textsubscript{optim} & 2 & 3 & 4 & 5 & 6 & \\
\hline
Steps\textsubscript{optim} & 4 & 7 & 9 & 10 & \\
\hline
\end{tabular}
\caption{Optimal dequeue length DL, original and reduced number of dequeue steps for selected SE widths}
\end{table}

### Pixel addressing

The absolute pixel addressing in the queues can be advantageously replaced in the HW by using the modulo addressing. Instead of the absolute reading position \(r_p\), we use the relative modulo position \(st\)amp = \(r_p\mod SE\). The pixels are enqueued by \(Q\).\textsl{push}(\(f\),\(st\)) (code line 3).

The delete condition of line 4 changes accordingly. Using the modulo addressing, a stored pixel becomes outdated whenever its modulo address equals the current pixels’ one (\(st\)amp = \(Q\).\textsl{front}())\(\mod SE\).

The advantage of the modulo addressing is a smaller data width. It fits into \(\lceil \log_2(SE - 1) \rceil\) bits, whereas the absolute addressing requires \(\lceil \log_2(N - 1) \rceil\) bits. This is mainly advantageous for vertical orientation using \(N\) queues for a unit.

### 5.3 2-D Dilation Implementation

Recall that dilation is separable into lower dimensions, Eq. 9. The dilation by a rectangle can be implemented using two 1-D dilation blocks, Fig. 4.

The computing latency of the dilation varies per each pixel. In order to preserve the input/output stream flow, one needs to compensate the different latencies by insertion of balancing FIFOs. The FIFO fills when the preceding block outputs data faster than the subsequent block can read. The depth of this FIFO directly defines the upper bound of the system latency of the 2-D block.

Obviously, the FIFOs should be as small as possible. The necessary depth infers from the dequeuing worst case

\[
F_{\text{input}} = \frac{\text{Steps}_{\text{hor}} + 2}{\text{StreamRate}} - 1
\]

\[
F_{\text{balance}} = N \left( \frac{\text{Steps}_{\text{ver}} + 2}{\text{StreamRate}} - 1 \right)
\]

where \(\text{Steps}_{\text{hor}}\) and \(\text{Steps}_{\text{ver}}\) are numbers of the dequeue steps in horizontal and vertical directions (12).

The output FIFO ensures a permanent stream delay in all circumstances. Its maximal size is a sum of both FIFOs (input and balancing). The instantaneous filling of output FIFO is complementary to the filling of both FIFOs combined. The overall delay does not change. If more 2-D blocks are pipelined to form compound operators (e.g., opening, closing, ASF), only one output FIFO at the end is necessary.

Fig. 5 Merged FIFO replaces the balancing and output FIFOs to reduce memory requirements.

The output and balancing FIFOs can be merged (see Fig. 5) into one memory thanks to the following properties: 1) the vertical unit reads exactly one pixel from the balancing FIFO for each pixel written to the output FIFO. Consequently, filling of these two FIFOs is complementary; the occupied memory spaces can not collide with each other, 2) the read/write activity is at most 1 access per 2 clock cycles. Hence, reading ports of both FIFOs can use one memory port and the writing ports can use the other memory port (without overloading it). Merging both FIFOs reduces the memory to approximately one half. The result memory (see Fig. 5) has two pairs of standard FIFO ports, but it contains only one dual-port RAM.

### 5.4 Clock rate

The overall average clock rate stays in the interval from 2 clock cycles per pixel in the best case, up to 3 clock cycles per pixel in the worst case. The current rate between 2 and 3 clock cycles per pixel is data dependent.

A temporarily worst case arrives whenever a monotonously decreasing signal is followed by a high value. This makes a number of samples to be dequeued at the time (code lines 1 - 2, and the S1 state of the FSM), and the computing latency temporarily increases. However, the average computing latency remains unchanged, compensated by the fact that during the entire monotonous decrease of the signal no values have been dequeued. Therefore, the average clock cycles per pixel rate remains constant.
5.5 Memory requirements

The memory requirements of the 2-D architecture consist of horizontal and vertical computation-involved memories and two balancing FIFOs, defined by (13) and (14).

In the vertical case, the algorithm uses a several queues. Instantiating $N$ separated memories would be resource inefficient because the FPGA RAM blocks could not be exploited. Instead, these queues are gathered in a single dual-port memory (see Fig. 6) since only one queue is accessed at the time (the others are idle). A single memory block also allows using an off-chip memory.

The input and the balancing FIFOs require (13) and (14)

$$F_{\text{input}} + F_{\text{balance}} = (N + 1)(\frac{\text{Steps}}{\text{StreamRate}} + 1)8\text{bpp} =$$

$$= (800 + 1)(\frac{9 + 2}{3} - 1)8\text{bpp} \approx 17 \text{ kbits}$$

resulting in a total of 331 kbits for the 2-D dilation.

The total memory needs to implement the 2-D dilation are 331+17=349 kbits. This is far below the mere size of the image itself $800 \times 600 \times 8\text{bpp}= 3.84 \text{ Mbits}$ which, at any moment, does not need to be stored.

6 Parallel Hardware Implementation

This section develops and implements the concept of the previously mentioned intra-operator parallelism in the dilation/erosion operator. Its main objective is to increase the throughput while maintaining the beneficial properties of the proposed algorithm, namely the sequential data access and minimal algorithm latency as much as possible.

The principle is based on utilization of concurrently working units that process different parts of the image simultaneously. The number of units used in parallel for horizontal and vertical directions defines the parallelism degree (PD). Considering that the input data are fetched line by line, we propose a solution minimizing the waiting-for-data periods of all units.

The image partition for 2-D dilation conforms to the intersection of two horizontal and vertical partitions (Fig. 7). Its granularity is determined by the PD. The horizontal partition (partition of image among horizontal units) is interleaved, whereas the vertical units use the partition into compact blocks.

During the parallel processing the computation runs simultaneously at multiple segments of the image, see Fig. 8. These segments must belong to different columns and lines, i.e., must be placed on a diagonal.

Fig. 6 Vertical Queues are mapped into linear memory space side by side. The front and back pointers are stored at separated memory.

Every queue has a related pair of front and back pointers which must be retained throughout the entire computation process. The appropriate pair is always read before the particular queue is used and the modified pointers are stored back after the computation left the queue. These pointers are stored in a separated pointer memory. The queues are efficiently packed into RAM blocks resulting in a small memory extension.

Let $W \times H$ denote the width $\times$ height of the rectangular SE, and bpp bits per pixel. The memory contribution per 2-D unit is given by:

$$M_{\text{hor}} = W(bpp + \lceil \log_2(W - 1) \rceil) \quad \text{[bits]} \quad (15)$$

$$M_{\text{ver}} = N(H(bpp + \lceil \log_2(H - 1) \rceil) +$$

$$+ 2\lceil \log_2(H - 1) \rceil) \quad \text{[bits]} \quad (16)$$

The following example illustrates the very low memory consumption achieved thanks to the stream processing. Neither the input, nor the output or any working image are buffered.

Example: Consider a dilation of 8bpp, SVGA image (i.e., $800 \times 600 = N \times M$) by a square, 31x31 SE.

The computation (the queues) requires (15) and (16)

$$M_{\text{hor}} = 31(8 + 5) = 403 \text{ bits}$$

and

$$M_{\text{ver}} = 800(31(8 + 5) + 2 \times 5) = 330.4 \text{ kbits}$$

resulting in a total of 331 kbits for the 2-D dilation.

The input and the balancing FIFOs require (13) and (14)

$$F_{\text{input}} + F_{\text{balance}} = (N + 1)(\frac{\text{Steps}}{\text{StreamRate}} + 1)8\text{bpp} =$$

$$= (800 + 1)(\frac{9 + 2}{3} - 1)8\text{bpp} \approx 17 \text{ kbits}$$

Fig. 7 Example of image partition for PD=3: image is divided horizontally line by line and into PD equal stripes in a vertical direction. The final image partition is obtained by intersection.
The input data rate can be theoretically $PD$-times faster than the computational throughput of one unit. Therefore, each image line needs to be buffered in a line buffer. The line buffers are filled at the external (fast) pixel rate and read by the internal $PD$-times slower rate.

Figure 8 gives an example for $PD = 3$. We have three horizontal (H1 .. H3), and tree vertical (V1 .. V3) processing units. As soon as the line buffer receives the first pixel, the first horizontal unit H1 starts the processing and feeds results to the first vertical unit V1. Its output is fed to the first output line, see Fig. 8(a). After $N$ received pixels, the output of H1 is connected to V2 which belongs to output line 1. Since the H1 left V1 and line 2 is read, the H2 can start processing second line feeding V1 connected to output line 2, see Fig. 8(b). When the $2N$ input pixel is received, the H1 connects to V3, H2 connects to V2 and H3 connects to V1, see Fig. 8(c), and so on.

### 6.1 Architecture

The parallel architecture depicted in Fig. 9 contains four separable generic parts scalable by $n = PD$: input buffer, horizontal and vertical parts and output buffer. The input buffer is mainly composed of the 1-to-$n$ multiplexer and $n$ line buffers (we omitted the control logic). It divides the fast input stream into $n$ ($n$-times slower) streams processed by computational units as described above. The output buffer composes $n$ slow streams of the processed data into a single, fast, output stream respecting the image horizontal scan order. The operator blocks can be concatenated into more complex functions (opening, closing, ASF, etc.). The buffers are used only at the beginning and at the end of the chain.

Both horizontal and vertical parts instantiate $n$ balancing FIFOs, $n$ horizontal or vertical units, and one switch that manages the interconnection. Each horizontal unit along with the front-end FIFO conforms to Section 5.2.

The width of the processing area proportionally affects both vertical memories, see (14) and (16). The area of every horizontal unit remains unchanged, since every unit processes the entire line. The overall memory of the horizontal part is a factor of $n$. Contrarily, the memory requirements of every vertical part is divided by $n$ because it processes only a fraction of the original image width. The area of the FSM of vertical units increases linearly with $n$.

### 6.2 Switching

The routing of the computation units is handled by a switch block. Every switch contains $n$ input ports from previous units and the same number of output ports linked to the subsequent units. The purpose of the switch is to manage up to $n$ interconnection channels. Notice that they are bidirectional: forward data and backward FIFO full flag. As described in Fig. 8, the output switching of all input ports is circular, i.e., V1, V2 ... Vn, V1, V2, ... and so forth. This property makes the switching easier because the only condition to evaluate is when to switch and whether the requested output unit is available. The moment when to switch a given port is provided by the preceding unit’s Switch Request logic. It generates a request every time it crosses the border of adjacent segments. If the desired unit is free, the switch reconnects the channel. If not, the switch sets high the FIFO full flag of requesting unit to stall it until the desired destination unit is freed and the channel can be established. All the channels are switched independently so stalling one unit does not affect the others.

![Basic unit of the switch. Every switch contains $n$ basic units for a correct routing between $n$ input/output ports.](image)

Figure 10 depicts the basic unit of the switch for one pair of input/output ports referred to as A. For $n$ pairs of ports this circuitry is instantiated $n$-times. Each input port possesses a related control unit block that manages all channel transitions considering the availability of the requested partition. If this is still occupied, the requesting computation unit is stalled by holding its FIFO full flag active.

### 7 Experimental results

The proposed 2-D stream processing architectures have been implemented in VHDL, and targeted to the Xilinx Virtex5 FPGA (XC5VSX95T-2) using the XST synthesis tool. The processing clock frequency is 100 MHz. Notice that the queues are gathered in a block RAM memory, and thus its access time augments the critical path delay.
The measured performance for non-parallel architectures (PD=1) in terms of overall latency, clock cycles per pixel and FPGA area are given by Tables 2 and 3.

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Timing and area vs. SE, SVGA image size, PD=1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size of SE (sq.)</td>
<td>3x3</td>
</tr>
<tr>
<td>Latency [clk]</td>
<td>1908</td>
</tr>
<tr>
<td>Av. rate [clk/px]</td>
<td>2.344</td>
</tr>
<tr>
<td>Registers</td>
<td>212</td>
</tr>
<tr>
<td>LUTs</td>
<td>584</td>
</tr>
<tr>
<td>Block RAMs</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3</th>
<th>Timing, frame rate and area w.r.t. image, SE = 31x31 square, PD=1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size of Image</td>
<td>CIF</td>
</tr>
<tr>
<td>Latency [clk]</td>
<td>12825</td>
</tr>
<tr>
<td>Av. rate [clk/px]</td>
<td>2.371</td>
</tr>
<tr>
<td>Registers</td>
<td>251</td>
</tr>
<tr>
<td>LUTs</td>
<td>761</td>
</tr>
<tr>
<td>Block RAMs</td>
<td>7</td>
</tr>
</tbody>
</table>

One can observe that the overall latency is factor of the SE size, the image width (both caused by operator latency) and the pixel rate (computing latency). The average pixel rate (AR) remains constant (Table 2). The average pixel rate can be expressed by (17) and the stream frame-per-second (FPS) ratio by (18). $T_{proc}$ is overall time consumed by processing and $f_{clk}$ = 100 MHz is clock frequency of computation units.

$$AR = \frac{T_{proc} - 2SE_z(N + M + SE_z)}{NM} \quad [\text{clk/px}] \quad (17)$$

$$FPS = \frac{f_{clk} PD}{ARN + 2SE_z(N + M + SE_z)} \quad [\text{fr/s}] \quad (18)$$

M, N denote the width and height of the image, $SE_z$ denotes the width of the structuring element from the origin rightwards.

Concerning the area occupation (see the Xilinx documentation [29]), the number of registers is quasi-constant; the number of LUTs and BRAM blocks increases linearly with the SE and image sizes (Table 3). Although the vertical memory (size is given by (16)) is packed into the RAM block, the amount of the used memory always exceeds the theoretical value. It is caused by a different memory organizations; e.g., the required word is 13 bits whereas available memories are of width 36 bits and its fractions.

The experimental frames-per-second (FPS) rate is obtained on a natural test image (see Fig. 11). The worst-case FPS is a theoretical worst-case performance of the system expected on the synthetic saw-shaped data.

Table 4 presents the relative speed-up of the parallel architecture vs. the intra-operator parallelism PD. In terms of overall latency and average processing rate, the processing domain clock cycle is considered as a reference unit. Note that the latencies of parallel versions are merely fractions (divided by PD) of non-parallel values.

The FPGA area results, Table 5, are separated into 2 groups: the area of computing parts and buffers. The area of input and output buffers is linear w.r.t. both N and PD since their essential components are PD line buffers (FIFO memories with independent ports of N elements). The area of the operator units in terms of Slice registers and LUTs is proportional to PD as well because n independent circuits are instantiated in a parallel manner. Although the overall vertical memory requirements remain unaffected by PD, practically the number of occupied RAM blocks slightly increases. It is caused by a different memory organization.
Table 6 Timing and frame rate vs. image size. PD = 6, SE = 31×31 square

<table>
<thead>
<tr>
<th>Size of Image</th>
<th>CIF</th>
<th>VGA</th>
<th>SVGA</th>
<th>XGA</th>
<th>SXGA</th>
<th>1080p</th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency [clk]</td>
<td>2208</td>
<td>3996</td>
<td>4893</td>
<td>6390</td>
<td>7391</td>
<td>11641</td>
</tr>
<tr>
<td>Av. rate [clk/px]</td>
<td>0.433</td>
<td>0.431</td>
<td>0.426</td>
<td>0.426</td>
<td>0.427</td>
<td>0.418</td>
</tr>
<tr>
<td>Experimental FPS</td>
<td>2075</td>
<td>724</td>
<td>472</td>
<td>290</td>
<td>174</td>
<td>113</td>
</tr>
<tr>
<td>Worst-Case FPS</td>
<td>1915</td>
<td>640</td>
<td>411</td>
<td>246</td>
<td>151</td>
<td>96</td>
</tr>
</tbody>
</table>

The ultimate timing results (PD=6) versus the image size are listed in Table 6. It illustrates the real performance of the architecture. It allows to achieve at least 96 fps with 1080p image size (full HD TV image size).

The worst case occurs on artificial saw-shaped image with no constant plateaus. Such an image infers the maximal number of algorithm’s while-loop iterations. The best case fps (not mentioned in the table) is obtained with a constant image. A real, unfiltered image containing textures or random noise achieves performance somewhere between best and worst cases. For instance at 1080p, the worst case is 96 fps, best case 140 fps, achieved experimental performance is 113 fps.

This frame rate remains constant for any morphological serial filter (such as ASF). Obviously, the FPGA area increases accordingly to the size of the ASF. The implementation is eased by the fact that one can use an off-chip memory.

7.1 Comparison with existing HW implementations

Table 7 presents a comparison with other recent architectures. The table is divided into three sections. The processing unit section presents the features of a single 2D computational unit. The second part the HW specifications, and the third part the performance on a given application, an ASF filter.

One can see that Clienti [3] offers a high throughput for small 3×3 rectangular SEs. Similarly, the Chien ASIC chip [2] provides very reasonable performance on small SEs. On the other hand, Déforges [5] directly offers large, non-rectangular, convex SE, but with a lower processing rate. The programmability is not mentioned, namely, the possibility to control the SE shape after the synthesis is not clear.

Although all these solutions are efficient for small SE sizes or short concatenations, they become more or less penalized for longer filters. This issue is illustrated in an Example Application, Table 7. It estimates the performances on a five-stage ASF5 = \( \varphi_{1\times11} \varphi_{1\times11} \varphi_{3\times3} \varphi_{1\times11} \varphi_{3\times3} \). Decomposed into a sequence of dilations and erosions, it can be realized as ASF5 = \( \varepsilon_{1\times11} \delta_{1\times21} \varepsilon_{3\times5} \delta_{3\times3} \). Notice that it makes use of a progressively increasing SE. On neighborhood processors, large SE can be obtained using the homothecy Eq. 5. The Clienti SPOC instantiates 16 of 3×3 processing units. Hence, the ASF5 will require 5 image scans with the entire image necessarily buffered in the memory. Chien also uses the homothecy. This deteriorates the throughput.

One could immediately figure out to instantiate a longer pipe in order to reduce the number of image scans. Alas, a long, fixed-length pipe lacks the flexibility. Consider another application for the illustration of the problem: the size distributions, exemplified by Fig. 12. Contrarily to ASF, the size distributions are often sampled sparsely, the SE increments by more than one and, at the same time, one often goes to much larger SE sizes. Every opening \( \{ \mu_i \} \) in Eq. (8) needs to be output and stored in the memory to compute the subtraction. For small sizes, a long pipeline is underused and the workload of the processing units unbalanced, whereas for large SE one may still need several image scans.

For example, for sizes \( \lambda = 5, 10, 15, 20, 25 \), as in Fig. 12, the Clienti SPOC will require 7 image scans. The 16 processor pipe is underused for \( \lambda = 5, 10, 15 \), whereas it will require 2 scans for \( \lambda = 20, 25 \).

Our processing unit with programmable SE size avoids using the homothecy. This allows optimal workload distribution over the entire pipe, so important for processing large images in real-time systems.

![Figure 12](image.png)

(a) Example of a texture

(b) Size distribution \( \mathrm{sd}(\lambda) \)

Fig. 12 The size distribution of the texture grain.

8 Conclusions

This paper describes an efficient implementation of serial morphological filters with flat, rectangular structuring elements of arbitrary size. The efficiency is obtained through the following properties:

- The computational complexity is linear w.r.t. the image size and independent of the SE size.
- The overall latency is mostly equal to the latency of the operator, inferred by the size of the used structuring element.
Table 7: Comparison of several FPGA and ASIC architectures concerning morphological dilation and erosion

<table>
<thead>
<tr>
<th>Processing unit</th>
<th>Parallel degree</th>
<th>Supported SE</th>
<th>Throughput [Mpx/s]</th>
<th>Fmax [MHz]</th>
<th>Clock rate [clk/px]</th>
<th>HW System</th>
<th>Example Application ASF</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Number of units</td>
<td>Supported image</td>
</tr>
<tr>
<td>Clienti [3]</td>
<td>4</td>
<td>arb. 3x3</td>
<td>403</td>
<td>100</td>
<td>0.25</td>
<td>16</td>
<td>1024x1024</td>
</tr>
<tr>
<td>Chien [2]</td>
<td>1</td>
<td>disk 5x5</td>
<td>190</td>
<td>200</td>
<td>1.052</td>
<td>1</td>
<td>720x480</td>
</tr>
<tr>
<td>Déforges [5]</td>
<td>1</td>
<td>arb. convex</td>
<td>50</td>
<td>50</td>
<td>1</td>
<td>1</td>
<td>512x512</td>
</tr>
<tr>
<td>This paper</td>
<td>6</td>
<td>rectangles</td>
<td>234</td>
<td>100</td>
<td>0.426</td>
<td>11</td>
<td>1920x1080</td>
</tr>
</tbody>
</table>

Number of available stages varies with size of used FPGA

Algorithm 1: df ← 1D_DILATION (rp, wp, f, SE1, SE2, N)

Input: rp, wp - reading/writing position; f - input signal value \( f(rp) \); SE1, SE2 - SE size towards left and right; N - length of the signal; Q - a FIFO-like queue

Result: output signal value \( \delta_B f(wp) \)

1. while Q.back()[1] ≤ f do
2. \{ Q.dequeue(); // Dequeue useless values \}
3. Q.push([f, rp]); // Enqueue the current sample
4. if wp - SE1 > Q.front()[2] then
5. \{ Q.pop(); // Delete too old value \}
6. if rp = min (N, wp + SE2) then
7. \{ return Q.front()[1]; // Return valid value \}
8. else
9. \{ return {}; // Return empty \}

References


Appendix: The 1-D Dilation Pseudocode