Design, optimization and calibration of an HFB-based ADC
Amandine Lesellier, Olivier Jamin, Jean-François Bercher, Olivier Venard

To cite this version:
Amandine Lesellier, Olivier Jamin, Jean-François Bercher, Olivier Venard. Design, optimization and calibration of an HFB-based ADC. New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International, Jun 2011, Bordeaux, France. pp.317 - 320, 10.1109/NEWCAS.2011.5981319 . hal-00766542

HAL Id: hal-00766542
https://hal-upec-upem.archives-ouvertes.fr/hal-00766542
Submitted on 18 Dec 2012

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Design, Optimization and Calibration of an HFB-based ADC

A. LESELLIER, O. JAMIN
NXP Semiconductors
Caen, France
amandine.lesellier@nxp.com

J.-F. BERCHER*, O. VENARD+
ESIEE-Université de Paris-Est
Noisy-le-Grand, France
* LIGM, ’LaMIPS

Abstract We describe the design of an HFB-based ADC targeted towards the digitization of a very large band for Software Defined Radio applications. We present an original procedure for the optimization of the synthesis filters, when the front-end analysis filters use standard low-cost analog filters. We also address the calibration of the device, namely the identification of the actual analog filters, and highlight the impact of the identification and of measurement errors on the overall performances.

I. INTRODUCTION

For many applications such as Software Defined Radio (SDR), the interesting information could be located in many subbands, anywhere in a much larger band. An attractive way to cope with this problem is to digitize the whole band, and then, to select the information in digital domain. This flexibility has a cost and requires a high-performance Analog-to-Digital Converter (ADC), which is the bottleneck of the reception chain. Indeed, such an ADC must be able to convert a very large band, at a very high sampling rate and with a very good resolution.

The current Analog-to-Digital Converters (ADC) architectures are not adapted to such an application. Flash ADCs, pipeline ADCs, Successive Approximation Register (SAR) ADCs and ΔΣ ADCs are either high speed or high resolution. According to the literature, parallel structures for ADCs are a key for the design of high-speed, high-resolution data converters. Time-interleaving (TI) [1], Parallel Delta-Sigma (pΔΣ) ADC [2], Hybrid Filter Banks (HFB) [3] are potential architectures.

An analysis of an HFB-based ADC solution is proposed in this paper, together with original contributions, namely concerning (a) the design of the digital synthesis bank, and (b) the initial calibration of the device. These are valid whatever the type of ADC. In the present study, quantization errors have not been considered. The principle of the HFB and main relations are recalled in section II. In the next section, we explain the main implementation choices, present an algorithm for the optimization of synthesis filters and then, in section IV we focus on the issue of identification of the analog analysis filters, that is to say, the way to have access to the actual transfer functions of the analog filters. The results obtained by simulation with Matlab are presented and discussed in section V.

II. PRINCIPLE OF HFB

Hybrid filter banks (HFB) employ both a bank of analog filters \( H_i \), called analysis bank, and a bank of digital filters \( F_i \), called synthesis bank. The structure of such an HFB-based ADC is shown in Fig. 1.

The analog filters split the input into subbands. Each ADC then digitizes each subband at the sampling rate of \( F_s = \frac{F_e}{M} \), where \( M \) is the number of channels and \( F_e \), the sampling rate of the global ADC. The analysis structure is then followed by upsamplers by \( M \) and digital synthesis filters. Finally, the \( M \) channels are recombined at the output, which completes the architecture. So doing, the output of the HFB is the digital equivalent of the analog input, with more or less reconstruction errors.

Figure 1. HFB architecture

Actually, the HFB shall be designed so as to fulfill, as far as possible, the so-called Quasi-Perfect Reconstruction (QPR) condition. This leads to the main advantage of the architecture which is that aliasing is tolerated in each subband, because it is attenuated, ideally suppressed, by the recombination of the outputs of the synthesis filters. The following equations only stand for a two-channel HFB-based ADC, as studied in [4]. Denoting \( X(j\omega) \) and \( Y_C(j\omega) \) the Fourier transforms of the input \( x(t) \) and the output \( y(n) \) of the system, we have:
The overall goal of the design of the HFB is to approach a perfect reconstruction (PR). In order to obtain perfect reconstruction, $G_0$ should be a pure delay and $G_1$ should be null. These conditions could be reached with a digital bank but it seems that PR is not possible without Hybrid Filter Banks.

We have selected here a two-channel HFB-based ADC in order to avoid implementation of analog bandpass filters that have a cost in terms of surface and complexity. Then, $H_0$ is an analog lowpass filter, and $H_1$ an analog highpass filter. Regarding the digital filters, $F_0$ is a lowpass filter and $F_1$ a highpass filter. As already mentioned, PR is not achievable with HFB, so we have determined a specification of maximum distortion of the transfer function (1), called $G_0_{dBmax}$, and maximum of aliasing rejection (2), called $G_1_{dBmax}$, so that the digitized output is good enough for our digital processing.

$\text{with } G_0(j\omega) = H_0(j\omega) F_0(e^{j\omega T_e}) + H_1(j\omega) F_1(e^{j\omega T_e}) \quad (1)$

and

$G_1(j\omega) = H_0 \left( j\omega - \frac{\pi}{T_e} \right) F_0(e^{j\omega T_e}) + H_1 \left( j\omega - \frac{\pi}{T_e} \right) F_1(e^{j\omega T_e}) \quad (2)$

In these relations, $G_0$ is the distortion (or transfer) function and $G_1$ is called the aliasing function. The overall algorithm is depicted in Fig. 2 and described below.

III. IMPLEMENTATION

A. Choice of the filters

In this architecture, the choice of the filter banks is very important. Many solutions have been proposed to construct an HFB-based ADC. As PR is reachable with digital filter banks, one of them consists in using a Z-to-S transform to create the continuous-time analog filters [6]. The major drawback with this approach is that the order of each analog filter equals the order of the prototype multiplied by the degree of the transform. Hence this approach results in a high order analysis filter bank [7]. A second approach consists in adjusting the poles and zeros of the analog filters so as to minimize the reconstruction errors. Another solution is to first optimize the analog filters and then, with the analog filters fixed, design the digital synthesis filters [8]. In [9], it is proposed to use power complementary filters for a two-channel HFB-based ADC, which are characterized by special relations between the numerators and denominators of the transfer functions of the analog filters.

With implementation cost in mind, we have decided to choose standard analog filters with low-complexity. We could then tolerate high-order synthesis filters to ensure QPR. However, we still use IIR structures for the synthesis filters so as to lower the number of taps, compared to FIR filters. Obviously, we are aware of the issue of stability and take this into account in the optimization described in the following part.

B. Optimization

The aim of the optimization is to adjust the synthesis filters so as to approach QPR, as specified by a maximum distortion, $G_0_{dBmax}$ and a maximum of aliasing rejection, $G_1_{dBmax}$. Thus we are looking for a way to obtain a transfer function $G_0$ close to 1 and to minimize the aliasing function $G_1$. These two objectives are integrated into the single criterion

$$J(F_0, F_1) = (|G_0(j\omega)| - 1)^2 + \beta |G_1(j\omega)|^2$$

where $\beta$ is a parameter that tunes the relative weight of the two terms. The most stringent requirement being aliasing rejection, the largest weight is given to this term. In the case of guard band, the criterion is obviously only applied on the band of interest.

It has yet be reported [10] that the mixed criterion above suffers of local minima which turns the filter synthesis into a difficult, but key, task. In order to find possible (optimum) synthesis filters $F_0_{opt}$ and $F_1_{opt}$, we have developed a heuristic approach that rests on the application of two minimizations strategies: a direct simplex search method that minimizes the average energy of the criterion with fast convergence, complemented by a minimax procedure whose particular goal is to lower the local maxima of the criterion especially on the edges of the band [10]. The algorithm also includes a perturbation strategy to avoid local minima. The overall algorithm is depicted in Fig. 2 and described below.

The algorithm focuses on the specification of maximum of aliasing rejection, $G_0_{dBmax}$. It ends when the target is reached. It optimizes the coefficients of the numerators and denominators of the IIR digital filters.

We use both Matlab functions: fminsearch and fminimax. fminsearch is a direct search method which is based on the Nelder-Mead method. The corresponding algorithm will find the minimum of a function of N variables. The function fminimax minimizes the worst-case (largest) value of a set of multivariable functions. This is generally referred to as the minimax problem. Both functions start at an initial estimate and may only give local solutions.

Thus, we have to initialize the synthesis filters. To fasten the process of optimization, we choose the synthesis filters optimized for a particular case of digital filter bank, $F_0_{DT}$ and $F_1_{DT}$. To achieve this, we identify and use the discrete-time analog filters that correspond to the actual analog $H_0$ and $H_1$, the continuous-time filters. As we consider IIR filters, we have to stabilize the solutions given by the functions.

As the functions may only give local solutions, a potential issue is to stall in a local minimum, before having reached the target. The procedure tries to escape from local minima by testing small deviations of the coefficients and by increasing the filters orders. We first have to detect a possible local minimum. If two successive results of aliasing rejections have approximately the same value, we propose two ways to resolve it. On the one hand, we add a little deviation that
should be carefully chosen, to get out of the local minimum. On the other hand, we increase the order of the IIR filters, and we compare the two solutions.

The algorithm is stopped when the targeted performance is reached. We could go further but we prefer to keep the solutions where the IIR filters have the smallest number of taps. Indeed, there is a trade-off between the complexity of the digital filters and the performances.

All our tests show that the procedure reaches the targeted performances and gives very interesting results in the case of perfectly known analog filters.

However, as we know, these analysis filters are subject to realization and analog errors and thus deviate from the theoretical filters. It is thus important to examine the influences of such mismatches on the performances.

C. Realization and analog errors

Once the synthesis filters have been optimized for ideal analog filters, we introduce errors on the analog filters and examine the performances. More precisely, we more or less change the coefficients of the ideal transfer functions. We choose the example from Table 1 as reference.

We conclude from this table that this architecture is very sensitive to realization and analog errors. This problem has already been reported in [11].

As the actual analog filters could be different from the theoretical filters and since we do not know exactly their transfer functions, the synthesis filters that correspond to the theoretical case are not adapted and the performances are degraded. If we could precisely measure or calibrate the analog filters, it would be easy to optimize the synthesis filters.

IV. IDENTIFICATION

A. Discussion

The ideal solution would be to be able to measure the actual analog filters with infinite precision and then to calculate the synthesis filters. However this is not practical because it is difficult to have good precision at high frequencies.

No measure could be done in the analog domain but it is still possible in the digital domain. If we dispose of a known test input signal $x(t)$ with Fourier transform $X(f)$, then we can have access to the outputs of the ADCs, noted $s_0$ and $s_1$, given that we bypass the digital filters, cf. Fig. 1. These measures correspond to the outputs of the analog filters, $s_0$ and $s_1$, with local aliasing, because of undersampling. We thus have the following relationship:

$$\tilde{S}_k(f) = S_k(f) + \tilde{S}_k^*(F_s - f)$$

where $F_s$ is the sampling rate of each ADC, and

$$S_k(f) = X(f) \ast H_k(f)$$

for $k=0$ or 1.

![Figure 2. Optimization algorithm](image)

The following table gives an example of performances obtained by simulation when the two analysis filters are chosen as analog 3rd-order Butterworth filters.

<table>
<thead>
<tr>
<th>Analog errors (%)</th>
<th>Performances</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$GdB_{max}(dB)$</td>
</tr>
<tr>
<td>10</td>
<td>0.99</td>
</tr>
<tr>
<td>0.1</td>
<td>0.09</td>
</tr>
<tr>
<td>0.01</td>
<td>0.03</td>
</tr>
<tr>
<td>0.001</td>
<td>0.03</td>
</tr>
</tbody>
</table>

We conclude from this table that this architecture is very sensitive to realization and analog errors. This problem has already been reported in [11].

As the actual analog filters could be different from the theoretical filters and since we do not know exactly their transfer functions, the synthesis filters that correspond to the theoretical case are not adapted and the performances are degraded. If we could precisely measure or calibrate the analog filters, it would be easy to optimize the synthesis filters.

![Table 1. Performances with theoretical analog filters](image)

<table>
<thead>
<tr>
<th>Performances</th>
<th>$GdB_{max}(dB)$</th>
<th>$GdB_{max}(dB)$</th>
<th>Number of taps*</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.03</td>
<td>-72.22</td>
<td>12</td>
</tr>
</tbody>
</table>

* same for numerator and denominator, and for both synthesis filters.
Assuming that we know the input signal and that the measurements have infinite precision, we could then identify the analog filters very well. For this, we use an optimization that operates on the coefficients $a_k$ and $b_k$, the numerator and denominator of both identified analog filters. We start from the theoretical filters and the aim of the optimization is that the aliased outputs of the identified analog filters match the measured ones:

$$\inf_{a_k,b_k} \left[ \sum_k (f - X(f)) \times H_k(f) + X^*(f - s) \times H_k^*(f - s) \right]^2$$

This is implemented, again, using the fminsearch function.

In practice, we may not dispose of a pilot signal, but rather we might know that the input signal has the characteristics of a white noise (i.e. decorrelation and flat spectrum). In such a case, the identification criterion can be written with respect to the power spectrum and becomes

$$\inf_{a_k,b_k} \left[ \sum_k (f)^2 - (|H_k(f)|^2 + |H_k^*(f - s)|^2) \right]^2$$

Using this approach and 128 frequency measurements, the criterion is as low as $10^{-29}$, which indicates that we obtain a perfect identification. Then, from these identified filters, we optimize the synthesis filters and obtain excellent performances, since the estimated filters are close enough to the real analog filters, even if there are analog errors.

Unfortunately, the measurements are not perfect but corrupted by some measurement errors. Indeed, these errors include both modeling errors (e.g. the assumption of a flat spectrum) and errors related to the limited integration time. Therefore, the identification is operated from imperfect measurements. Since the synthesis filters are optimized from these identified analog filters, they will not be well-adapted to the actual analog filters. Simulations results show that the performances are affected and very dependent on the precision.

B. Results

Table III gives the performances of the architecture when the analog filters are imperfectly known: errors are introduced on the values of the filters coefficients, and the identification procedure is used so as to estimate the actual filters. In this first case, the measurements of the spectrum are supposed free of errors. For different levels of errors, the identification procedure yields excellent results and performances follow.

<table>
<thead>
<tr>
<th>Analog errors (%)</th>
<th>Identification precision</th>
<th>$GdBmax$ (dB)</th>
<th>$GdBmax$ (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2.65E-29</td>
<td>0.03</td>
<td>-72.22</td>
</tr>
<tr>
<td>0.01</td>
<td>2.64E-29</td>
<td>0.03</td>
<td>-72.07</td>
</tr>
<tr>
<td>0.1</td>
<td>2.61E-29</td>
<td>0.04</td>
<td>-70.29</td>
</tr>
<tr>
<td>1</td>
<td>2.90E-29</td>
<td>0.04</td>
<td>-71.45</td>
</tr>
<tr>
<td>10</td>
<td>3.27E-29</td>
<td>0.04</td>
<td>-70.70</td>
</tr>
</tbody>
</table>

Next we examine the impact of measurement errors on the spectra computed at the output of ADCs and the performances that follow. We see that the performances are severely degraded, due to the imperfect identification. Acceptable performances of the whole design require measurements with more than 60 dB of SNR.

<table>
<thead>
<tr>
<th>SNR (dB)</th>
<th>Identification precision</th>
<th>$GdBmax$ (dB)</th>
<th>$GdBmax$ (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\infty$</td>
<td>2.65E-29</td>
<td>0.03</td>
<td>-72.22</td>
</tr>
<tr>
<td>80</td>
<td>5.32E-06</td>
<td>0.04</td>
<td>-69.10</td>
</tr>
<tr>
<td>60</td>
<td>6.45E-04</td>
<td>0.04</td>
<td>-54.70</td>
</tr>
<tr>
<td>40</td>
<td>0.05</td>
<td>0.06</td>
<td>-39.93</td>
</tr>
<tr>
<td>20</td>
<td>5.64</td>
<td>0.46</td>
<td>-17.43</td>
</tr>
</tbody>
</table>

V. Conclusion

In this paper we have presented an approach to build up an HFB-ADC based on analog filters such as Butterworth or Elliptic filters for the analog analysis bank and on digital IIR filters for the synthesis bank. We have described an optimization scheme involving both direct search and minimax approaches to compute the IIR filters. The identification of the analog analysis filters was also addressed so as to overcome analog imperfections and performances degradation. The results highlight that the proposed methods give very interesting results both for the optimization of the synthesis bank and for calibration, despite that identification appears very sensitive to measurement errors. In order to keep this issue into account, we intend to use a pilot signal, rather than the semi-blind approach used here.

REFERENCES