Skip to Main content Skip to Navigation
Conference papers

Memory System for a Dynamically Adaptable Pixel Stream Architecture

Abstract : Nowadays, embedded vision systems have to face new hard requirements involved by modern applications: realtime processing of high resolution images issued by multiple image sensors. Recently, a new adaptable ring-based interconnection network on chip has been proposed. Based on adaptive datapath, it allows handling of multiple parallel pixel streams. In this paper, we present a new hierarchical memory system proposed for this adaptable ring-based architecture. The design of its different levels is discussed and we show how the memory system adapts dynamically with respect to the datapath and data access management in the interconnection network. We also present the timing performance and area occupation measured on an FPGA prototype.
Document type :
Conference papers
Complete list of metadatas

Cited literature [7 references]  Display  Hide  Download

https://hal-upec-upem.archives-ouvertes.fr/hal-00622488
Contributor : Eva Dokladalova <>
Submitted on : Friday, June 21, 2013 - 3:08:37 PM
Last modification on : Wednesday, February 26, 2020 - 7:06:05 PM
Long-term archiving on: : Sunday, September 22, 2013 - 2:25:09 AM

File

10_FPL.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00622488, version 1

Citation

Nicolas Ngan, Geoffroy Marpeaux, Eva Dokladalova, Mohamed Akil, Fançois Contou-Carrère. Memory System for a Dynamically Adaptable Pixel Stream Architecture. 20th International Conference on Field Programmable Logic and Applications (FPL'10), 2010, France. 10pp. ⟨hal-00622488⟩

Share

Metrics

Record views

463

Files downloads

339