R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.642-649, 2001.
DOI : 10.1109/DATE.2001.915091

C. Clienti, S. Beucher, and M. Bilodeau, A system on chip dedicated to pipeline neighborhood processing for mathematical morphology, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00830910

E. Dokládalova, R. Schmit, S. Pajaniradja, and S. Amadori, Carvision: SOC architecture for dynamic vision systems from image capture to high level image processing, MEDEA DAC, 2006.

. Creative, X-fi ring architecture, www.creative.com

L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, and M. Abrash, Larrabee: A many-core x86 architecture for visual computing, 2008.

J. Van-der-horst, R. Van-leeuwen, H. Broers, R. Kleihorst, and P. Jonker, A real-time stereo smartcam, using fpga, simd and vliw, 2006.

N. Farrugia, F. Mamalet, S. Roux, F. Yang, and M. Paindavoine, Design of a real-time face detection parallel architecture using highlevel synthesis, EURASIP Journal on Embedded Systems, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00640773

G. Sassatelli, P. Benoit, L. Torres, G. Cambon, J. Galy et al., Systolic ring: A new approach for dynamical reconfigurable architectures, GRETSI, 2002.

T. Collette, C. Gamrat, D. Juvin, L. L. Jean-franois-larue, M. Peythieu et al., Symphonie massively parallel computer : Modelling and design, 1997.

M. Kistler, M. Perrone, and F. Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, vol.26, issue.3, 2006.
DOI : 10.1109/MM.2006.49

M. Saldana, L. Shannon, and P. Chow, The routability of multiprocessor network topologies in fpgas, 2006.

. Altera, Stratix iii -user handbook, www.altera.com, Tech. Rep, 2008.