A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.642-649, 2001. ,
DOI : 10.1109/DATE.2001.915091
A system on chip dedicated to pipeline neighborhood processing for mathematical morphology, 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00830910
Carvision: SOC architecture for dynamic vision systems from image capture to high level image processing, MEDEA DAC, 2006. ,
X-fi ring architecture, www.creative.com ,
Larrabee: A many-core x86 architecture for visual computing, 2008. ,
A real-time stereo smartcam, using fpga, simd and vliw, 2006. ,
Design of a real-time face detection parallel architecture using highlevel synthesis, EURASIP Journal on Embedded Systems, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00640773
Systolic ring: A new approach for dynamical reconfigurable architectures, GRETSI, 2002. ,
Symphonie massively parallel computer : Modelling and design, 1997. ,
Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, vol.26, issue.3, 2006. ,
DOI : 10.1109/MM.2006.49
The routability of multiprocessor network topologies in fpgas, 2006. ,
Stratix iii -user handbook, www.altera.com, Tech. Rep, 2008. ,