A 2GHz 65nm CMOS digitally-tuned BAW oscillator

Abstract : The design of a 2GHz reference frequency oscillator in a 65nm CMOS process using a Bulk Acoustic Wave resonator is presented. The oscillator implements digital frequency control using a switched capacitor bank in parallel to the resonator. The tuning range is up to 4MHz with a minimum step of 1.6kHz. The oscillator core is designed to reach low phase noise (-128dBc/Hz at 100kHz offset) at low power consumption (0.9mW) using a differential topology. It is followed by a low noise divider for output at 500MHz with a phase noise of -140dBc/Hz at 100kHz offset.
Type de document :
Communication dans un congrès
15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), Aug 2008, St. Julian's, Malta. IEEE, Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, pp.722-725, 2008, <10.1109/ICECS.2008.4674955>
Liste complète des métadonnées

https://hal-upec-upem.archives-ouvertes.fr/hal-00621923
Contributeur : Jean-François Bercher <>
Soumis le : jeudi 17 mars 2016 - 12:21:34
Dernière modification le : dimanche 3 avril 2016 - 20:57:51
Document(s) archivé(s) le : samedi 18 juin 2016 - 17:54:19

Fichier

ICECS_final_PG2008.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Pierre Guillot, Pascal Philippe, Corinne Berland, Jean-François Bercher. A 2GHz 65nm CMOS digitally-tuned BAW oscillator. 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), Aug 2008, St. Julian's, Malta. IEEE, Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, pp.722-725, 2008, <10.1109/ICECS.2008.4674955>. <hal-00621923>

Partager

Métriques

Consultations de
la notice

162

Téléchargements du document

42