A 2GHz 65nm CMOS digitally-tuned BAW oscillator

Abstract : The design of a 2GHz reference frequency oscillator in a 65nm CMOS process using a Bulk Acoustic Wave resonator is presented. The oscillator implements digital frequency control using a switched capacitor bank in parallel to the resonator. The tuning range is up to 4MHz with a minimum step of 1.6kHz. The oscillator core is designed to reach low phase noise (-128dBc/Hz at 100kHz offset) at low power consumption (0.9mW) using a differential topology. It is followed by a low noise divider for output at 500MHz with a phase noise of -140dBc/Hz at 100kHz offset.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [7 references]  Display  Hide  Download

https://hal-upec-upem.archives-ouvertes.fr/hal-00621923
Contributor : Jean-François Bercher <>
Submitted on : Thursday, March 17, 2016 - 12:21:34 PM
Last modification on : Thursday, February 7, 2019 - 2:21:21 PM
Document(s) archivé(s) le : Saturday, June 18, 2016 - 5:54:19 PM

File

ICECS_final_PG2008.pdf
Files produced by the author(s)

Identifiers

Citation

Pierre Guillot, Pascal Philippe, Corinne Berland, Jean-François Bercher. A 2GHz 65nm CMOS digitally-tuned BAW oscillator. 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), Aug 2008, St. Julian's, Malta. pp.722-725, ⟨10.1109/ICECS.2008.4674955⟩. ⟨hal-00621923⟩

Share

Metrics

Record views

357

Files downloads

150