index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Internet of Things Magnetic tunneling Elliptic curve cryptography Switches Countermeasure Aging Circuit faults Random access memory Power demand Robustness Costs CPA Convolution Security Randomness Transistors Formal methods Reverse engineering Writing Loop PUF Security services OCaml Dual-rail with Precharge Logic DPL PUF Sécurité Active shield Estimation MRAM Temperature sensors Countermeasures Variance-based Power Attack VPA Hardware security Security and privacy Differential power analysis DPA Routing ASIC SoC Tunneling magnetoresistance STT-MRAM Steadiness Side-channel analysis Fault injection attack Resistance FPGA Side-Channel Analysis SCA Differential Power Analysis DPA Mutual Information Analysis MIA Reliability Defect modeling Confusion coefficient Dynamic range AES Magnetic tunnel junction Receivers DRAM Cryptography Neural networks Lightweight cryptography Asynchronous Energy consumption Fault injection Authentication Power-constant logic Masking Masking countermeasure Machine learning Signal processing algorithms Hardware Sensors Simulation Side-Channel Attacks Logic gates Protocols Side-channel attack Application-specific VLSI designs SCA Intrusion detection Voltage Filtering Formal proof Side-channel attacks Linearity Field programmable gate arrays Information leakage CRT RSA Reverse-engineering FDSOI Training Side-Channel Analysis Electromagnetic GSM Process variation Image processing Spin transfer torque Side-channel attacks SCA Field Programmable Gates Array FPGA Computational modeling TRNG 3G mobile communication

 

Documents avec texte intégral

210

Références bibliographiques

427

Open access

39 %

Collaborations