index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Chargement de la page

Mots clés

Signal processing algorithms Spin transfer torque OCaml Protocols Side-channel attacks SCA Side-Channel Attacks SCA Elliptic curve cryptography Logic gates Field Programmable Gates Array FPGA Image processing Security and privacy FDSOI Training Sensors Magnetic tunnel junction Electromagnetic Mutual Information Analysis MIA Side-channel attack CPA Simulation Transistors Field programmable gate arrays Routing Masking Side-channel attacks Defect modeling Formal proof Countermeasure Authentication Internet of Things Reliability Voltage Energy consumption Linearity GSM Intrusion detection Countermeasures Dual-rail with Precharge Logic DPL Reverse-engineering Differential Power Analysis DPA Fault injection Randomness Machine learning SoC Robustness Steadiness Cryptography Asynchronous Masking countermeasure Fault injection attack 3G mobile communication AES Side-Channel Analysis SCA Power-constant logic Sécurité Security Hardware Costs RSA Computational modeling Filtering Variance-based Power Attack VPA Resistance STT-MRAM DRAM Process variation TRNG Lightweight cryptography ASIC Confusion coefficient Random access memory Magnetic tunneling Receivers Neural networks Convolution Reverse engineering MRAM Tunneling magnetoresistance Circuit faults CRT Application-specific VLSI designs Differential power analysis DPA Loop PUF Side-channel analysis PUF Coq Side-Channel Analysis Temperature sensors Information leakage Aging Hardware security Power demand Formal methods Security services Estimation Dynamic range Writing FPGA Switches

 

Documents avec texte intégral

211

Références bibliographiques

Chargement de la page

Open access

39 %

Collaborations